atomic for Dummies
The memory controller is barely in command of making sure that memory & cache on distinctive processors stays dependable - in case you produce to memory on CPU1, CPU2 won't be capable of examine another thing from its cache. It's not its accountability to make sure that They are both equally making an attempt to manipulate the exact same data. Here